Selecciona la región que mejor se ajuste a tu ubicación o preferencias.
Esta configuración controla el idioma de la interfaz de usuario, incluidos los botones, los menús y todo el texto del sitio. Selecciona tu idioma preferido para la mejor experiencia de navegación.
Selecciona los idiomas para los anuncios de empleo que deseas ver. Esta configuración determina qué anuncios de empleo se mostrarán.
State-of-the-art DTCO research position for pathfinding near-future advanced CMOS technologies, working at the intersection of technology definition, layout, and circuit design.
As CMOS scaling advances, the holistic co-optimization of technology and design for circuits and systems is more than ever essential to maintain performance increase together with power/area reduction in next generation chips. In our team, we focus on implications of near-future CMOS devices (e.g. nanosheet, CFET, 2D FET, etc.) at device, standard cell library, SRAM (i.e. bit-cell, macro) and block levels (e.g. processor, NoC, 3D). We do pathfinding for future technology enablers by Design Technology Co-Optimization (DTCO) and System Technology Co-Optimization (STCO) cycles.
In this position, you will be involved in research & development of technology integrated design of logic and/or SRAM at advanced CMOS technology nodes beyond 2nm node. Based on imec's DTCO framework, you will interact with process and lithography engineering teams to define design rules, then you will custom layout, do physical verification (DRC, LVS), parasitic extraction (PEX) and characterize standard cell libraries, SRAM bit-cells/macros. You will analyze trade-offs between process and design requirements to achieve an optimal DTCO driven solution for different technology nodes. You will communicate to colleagues from device/BEOL stack modelling, block-level architecture, synthesis and physical design research. You will translate and propagate the device level technology choices to logic and/or SRAM level and will enable block-level PnR research. You will be responsible for DTCO of standard cell libraries and/or SRAM libraries, and improvement of characterization flows. You will also interact with system level designers to ensure a smooth power-performance-area and cost evaluation to assess the technology from process capabilities, up to digital system requirements.
We offer you the opportunity to join one of the world’s premier research centers in nanotechnology at its headquarters in Leuven, Belgium. With your talent, passion and expertise, you’ll become part of a team that makes the impossible possible. Together, we shape the technology that will determine the society of tomorrow.
We are committed to being an inclusive employer and proud of our open, multicultural, and informal working environment with ample possibilities to take initiative and show responsibility. We commit to supporting and guiding you in this process; not only with words but also with tangible actions. Through imec.academy, 'our corporate university', we actively invest in your development to further your technical and personal growth.
We are aware that your valuable contribution makes imec a top player in its field. Your energy and commitment are therefore appreciated by means of a market appropriate salary with many fringe benefits.
The combination of our widely acclaimed leadership in microchip technology and profound software and ICT expertise is what makes us unique.
Visita la página del empleador